Incorporating full duplex operation in Multiple Input Multiple Output (MIMO) systems provides the potential of boosting throughput performance. However, the hardware complexity of the analog self-interference canceller in emerging full duplex MIMO designs mostly scales with the number of transmit and receive antennas, thus exploiting the benefits of analog cancellation becomes impractical for full duplex MIMO transceivers, even for moderate number of antennas. In this paper, we present two novel architectures for the analog canceller comprising of reduced number of cancellation elements, compared to the state of the art, and simple multiplexers for efficient signal routing among the transmit and receive radio frequency chains. One architecture is based on analog taps (tap refers to a line of fixed delay, variable phase shifter, and attenuator) and the other on AUXiliary (AUX) Transmitters (TXs) that locally generate the cancellation signal. In contrast to the available analog cancellation architectures, the values for each tap or each AUX TX and the configuration of the multiplexers are jointly designed with the digital transmit and receive beamforming filters according to certain performance objectives.
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I. INTRODUCTION
In band full duplex, also known shortly as Full Duplex (FD), is a candidate technology for fifth Generation (5G) wireless systems because of the potential spectral efficiency gains that can be achieved through simultaneous uplink and downlink communication within the entire frequency band [2] , [3] . An FD radio can transmit and receive at the same time and same frequency resource unit, consequently, it can double the spectral efficiency achieved by a half duplex radio.
Current wireless systems exploit Multiple Input Multiple Output (MIMO) communication, where
increasing the number of transmit and receive antennas can increase the spatial Degrees of Freedom (DoF), hence boosting spectral efficiency. Combining FD with MIMO communication can provide further spectral efficiency gains [4] - [10] . Thus, enabling FD MIMO technology, for small to large antenna array systems, is of high interest in order to achieve the demanding throughput requirements of 5G wireless communication systems [11] .
An FD radio suffers from Self Interference (SI), which is the signal transmitted by the FD radio Transmitter (TX) that leaks to the FD radio Receiver (RX). At the RX of the FD radio, the power of the SI signal can be many times stronger than the power of the received signal of interest (which is transmitted from another radio). Consequently, SI can severely degrade the reception of the signal of interest, and thus SI mitigation is required in order to maximize the spectral efficiency gain of the FD operation. As the number of antennas increases, mitigating SI becomes more challenging, since more antennas naturally result in more SI components.
For the case of a Single Input Single Output (SISO) FD node, it has been demonstrated [12] , [13] that significant SI mitigation can be achieved via a combination of analog and digital cancellation techniques, where an estimate of the received SI is subtracted from the received signal (which is the sum of the SI signal and signal of interest). A straightforward extension of SI mitigation solutions used in SISO FD to the case of MIMO FD can be envisioned. However, the hardware resources required for analog SI cancellation become the main bottleneck, since they scale with the number of antenna elements. Specifically, for the two most widely considered analog canceller solutions, which are: i) the architecture based on taps (a tap consists of analog components that implement delay, phase shift, and attenuation) [12] , [14] ; and ii) the architecture based on AUXiliary (AUX) TX Radio Frequency (RF) chains (a AUX TX RF chain generates an analog cancellation signal from an input digital reference signal) [13] , [15] , the hardware requirements in MIMO scenarios are as follows. For the case where the analog canceller is based on multiple taps, an extension to MIMO requires at least M k N k taps with M k and N k denoting the number of RX and TX antennas, respectively, at a FD MIMO node k. For the case where the analog canceller is based on multiple AUX TX RF chains, an extension to MIMO requires at least M k AUX TXs. Consequently, depending on the number of TX and RX antennas at the FD MIMO node, the extension of SISO analog canceller solutions to the MIMO case may be prohibitively complex. Thus, recent works have proposed only digital SI mitigation for FD MIMO [4] , [7] . These approaches exploit the availability of multiple antennas at the FD node in order to provide SI mitigation via digital BeamForming (BF); such an approach is known as spatial suppression. However, as has been pointed out, spatial suppression approaches often result in lower rates for both the outgoing and incoming signals of interest, since some of the available spatial DoF are solely devoted for mitigating SI.
In this paper we propose two novel architectures for analog SI cancellation and a novel optimization framework for jointly designing the analog canceller and the TX/RX digital BF parameters. The first new architecture for analog cancellation consists of multi-tap hardware, where the number of taps does not increase with the number of TX or RX antenna elements.
The second new architecture includes AUX TX RF chains whose number does not depend on the number of TX or RX antennas. The number of taps in the one architecture and that of AUX TXs in the other can be chosen offline as a function of size constraints, cost per tap and cost per AUX TX RF chain, or other constraints on the analog canceller hardware.
Both simplified analog canceller architectures are enabled via the use of MUltipleXers (MUXs) and DEMUltipleXers(DEMUXs), which allow flexible connectivity between the taps or AUX TXs and the transceiver antennas. The settings of taps or AUX TXs and the configurations of MUXs/DEMUXs is computed via our proposed optimization framework. The flexible signal routing via MUXs/DEMUXs enables the use of reduced taps or AUX TXs in an optimized way, since either of the latter will be used between the subset of TX and RX antennas where they are mostly beneficial. The digital beamformer and analog canceller parameters are thus designed by taking into account each others capabilities, hence the burden of SI mitigation is split between digital BF and analog cancellation. We note that the related work [4] has considered joint design of digital BF and analog cancellation, however these and related solutions [16] , [17] assume underlying analog canceller hardware as in [6] , [12] - [15] , which scales with the number of transceiver antennas. For the JointNull solution recently proposed in [18] , although the number of analog cancellers does not necessarily scale with the number of antennas, the underlying architecture of the canceller (i.e., number of taps or AUX TXs) is not taken into account in the BF design. As our simulation results will show, our proposed analog canceller architecture together with our novel joint design of analog cancellation and TX/RX digital BF is capable of achieving higher rates with less hardware compared to State-of-the-Art (SotA) FD MIMO solutions. This paper's contributions can be summarized as follows.
• We present two novel analog SI canceller architectures, one based on multiple taps and another one consisting of multiple AUX TX RF chains. Both architectures include networks of MUXs/DEMUXs intended for efficient signal routing between either the taps or AUX TXs and the transceiver antennas.
• We propose a general optimization framework for the joint design of analog SI cancellation and digital transceiver BF at FD MIMO nodes.
• We present an example algorithmic design for the analog cancellation parameters as well as the digital TX precoder and RX combiner that targets at the maximization of the FD sum rate performance.
• Extensive simulation results incorporating realistic models for non-ideal hardware for both proposed analog canceller architectures are presented. We compare both designed low complexity FD MIMO schemes with lately available ones in terms of hardware complexity and achievable performance.
The outline of the paper is as follows. The considered system and signal models are included in Sec. II, whereas Sec. III presents our new analog canceller architectures. Our novel general optimization framework for FD MIMO operation is provided in Sec. IV, and Sec. V presents an example optimization problem together with a detailed low complexity solution. Simulation results are presented and discussed in Sec. VI, while Sec. VII concludes the paper and summarizes some future research directions.
Notation: Vectors and matrices are denoted by boldface lowercase and boldface capital letters, respectively. The transpose and Hermitian transpose of A are denoted by A T and A H , respectively, and det(A) is the determinant of A, while I n (n ≥ 2) is the n × n identity matrix and 0 m×n (m ≥ 2 and n ≥ 1) represents the m×n matrix with all zeros. a stands for the Euclidean 
II. SYSTEM AND SIGNAL MODELS
We consider a wireless communication system comprising of a FD MIMO node k that wishes to communicate concurrently with a multi-antenna node q in the downlink and a multi-antenna node m in the uplink, as shown in Fig. 1 . We focus on investigating efficient FD operation at a single node, as such, we henceforth assume without loss of generality that nodes q and m operate in half duplex mode.
Suppose that the FD MIMO node k in Fig. 1 For presentation clarity purposes, we assume narrowband flat fading channels for our signal model. Extensions for wideband frequency selective channels are left as future work. All nodes are considered capable of performing digital BF; for simplicity, we assume hereinafter that digital TX and RX BF at the focused FD MIMO node k is realized with linear filters. In particular,
we assume that node k makes use of the precoding matrix V k ∈ C N k ×d k for processing its unit power symbol vector s k ∈ C d k ×1 (chosen from a discrete modulation set) before transmission.
The dimension of s k satisfies d k ≤ min{M q , N k }, which complies with the available spatial DoF for the downlink M q × N k MIMO channel. Similarly, node m processes its unit power symbol vector s m ∈ C dm×1 (chosen again from a discrete modulation set) with a precoding matrix
Both the downlink and uplink transmissions are power limited according to E{ V k s k 2 } ≤ P k and E{ V m s m 2 } ≤ P m , respectively. Following the above definitions, the baseband received signal y q ∈ C Mq×1 at node q can be mathematically expressed as
where H q,k ∈ C Mq×N k is the downlink channel matrix (i.e., between nodes q and k), H q,m ∈ C Mq×Nm denotes the channel matrix for inter-node interference (i.e., between nodes q and m), and n q ∈ C Mq×1 represents the additive white Gaussian noise (AWGN) vector at node q with covariance matrix σ 2 q I Mq . Upon signal reception at the FD MIMO node k, analog SI cancellation is first applied to the signals received at its RX antenna elements before these signals enter to the RX RF chains, as shown in Fig. 1 . Notice that the output of the analog canceller is added to the received signals before their input to the RX RF chains. We utilize the notation C k ∈ C M k ×N k to represent the signal processing realized by the analog canceller. Depending on the deployed hardware components, the analog canceller can have as inputs analog or digital signals. In Sec. III, we will detail the hardware characteristics of our two novel analog canceller architectures. We will also show that for both architectures, the baseband representation for the output signal of the analog canceller at node k, which we label as y k ∈ C M k ×1 , is given by
By assuming that the digitally converted and downsampled output signals of the RX RF chains at node k are linearly processed in baseband by the combining matrix U k ∈ C dm×M k , the estimated symbol vectorŝ m ∈ C dm×1 for s m is derived aŝ
where the complex-valued M k -element vectors y k and y k are the baseband representations of the received signal of interest and received SI signal, respectively, at node k. In addition,
denotes the received AWGN vector at node k with covariance matrix σ
where H k,m ∈ C M k ×Nm is the uplink channel matrix (i.e., between nodes k and m), while y k is obtained as
with H k,k ∈ C M k ×N k denoting the SI channel seen at the RX antennas of node k due to its own downlink transmission.
For cases where the residual self interference in (3) (i.e., after performing analog cancellation and TX/RX digital BF) is above the noise floor, further digital self-interference mitigation [19] can be applied on the signalŝ m to bring the residual interference below that floor. In this paper we focus on analyzing the combined effect of analog cancellation and TX/RX digital BF, hence, we do not model a digital self-interference cancellation stage.
III. NOVEL ANALOG CANCELLER ARCHITECTURES
In this section we present the hardware components of our two novel analog SI canceller architectures. The first architecture is based on the utilization of analog taps and is thus labeled we denote a fixed delay-variable phase shifter-variable attenuator line, as considered in [14] . It is shown in Fig. 2 that the input of each analog canceller tap is connected to a corresponding N k -to-1 MUX which allows routing of any of the N k TX RF chain signals to the input of the tap. The connection from each TX RF chain to each MUX input can be done via power dividers or directional couplers [14] . The signal that inputs to a tap undergoes a delay, phase shift, and attenuation, and this generates as an output an analog cancellation signal. The output of each tap is connected to a 1-to-M k DEMUX, which routes the cancellation signal at the output of the tap to one of the adders located just before the RX RF chains. There is a total of M k N such adders and we use "Adder i, j" to label the adder that connects DEMUX j to RX RF chain i.
Thus, the signal input to the i-th RX RF chain is the result of adding N cancellation signals to the signal received at the i-th RX antenna element. Since the adders are connected to DEMUXs, some of the adders may have zero in one of the inputs depending on the DEMUXs' settings.
The adders before the RX RF chains can be implemented via power combiners or directional couplers.
As illustrated in Fig. 2 
where 
The The adoption of MUXs/DEMUXs for signal routing is a novel feature of our multi-tap canceller. The flexible signal routing that is enabled by the MUXs/DEMUXs allows the use of reduced number of taps for analog cancellation, compared to the number of taps required by the designs in [6] , [12] , [14] , which require at least one tap between each TX RF chain and each RX RF chain hence at least M k N k taps. For our proposed multi-tap canceller design, the total number of taps N ≤ M k N k is flexible and can be chosen offline as a function of node size constrains, cost per tap, or other constraints on the analog canceller hardware. Furthermore, the TX and RX digital beamformers and analog canceller will adapt to each others capabilities via our proposed joint design of analog cancellation and digital BF, which will be explained in Sec. IV. 
B. Multi-AUX-TX Analog Canceller Architecture
The flexible routing of the outputs of the AUX TXs via DEMUXs that enables adjustable processing of the SI signal is a novel feature of our multi-AUX-TX canceller. The designs [13] , [15] that adopt AUX TX RF chains do not include DEMUXs and utilize one AUX TX RF chain per RX RF chain (e.g., M k AUX TX RF chains will be needed for node k with the designs [13] , [15] ). This means that if the number of RX RF chains increases, the hardware required for the analog canceller increases as well. In contrast, our proposed multi-AUX-TX architecture can have any number N ≤ M k of AUX TXs, and the effective use of the available AUX TX RF chains will be handled via the joint design of analog cancellation and digital BF, which will be detailed in the following section.
IV. PROPOSED FD MIMO OPTIMIZATION FRAMEWORK
In this section we present a novel FD MIMO optimization framework for the joint design of the hardware components of our analog canceller architectures described in Sec. III together with the TX and RX digital BF blocks included in our system model in Fig. 1 in order to satisfy certain performance objectives. Capitalizing on the signal model introduced in Sec. II, we are particularly interested in the joint design of the analog canceller matrix C k , the digital precoding matrix V k , and the digital combining matrix U k for the FD MIMO node k. We define the general objective function f having as inputs the latter matrices and representing either a sole scalar performance objective, such as the average sum throughput of the FD MIMO operation, or a multi-objective performance function [20] , like the average sum throughput together with energy efficiency. Our general optimization framework for the joint design of C k , V k , and U k at node k is mathematically expressed by the following general optimization problem 1 :
OP : max
Constraints on C k structure, (C2)
where constraint (C1) relates to the total transmit power budget at node k and constraint (C2)
refers to the hardware capabilities of the analog canceller, which impose certain limitations on the construction of C k . It follows from the discussion in Sec. III-A that (C2) for the proposed multi-tap canceller architecture specifies to
whereas for the multi-AUX-TX canceller architecture (C2) can be expressed using the description of Sec. III-B as
In addition, constraint (C3) including the general vector function g 1 : 
with the general vector function g 2 :
imposes the values included in the vector 1 The proposed optimization framework focuses on the joint design of the core processing blocks at the FD MIMO node k for a given power budget P k , without considering the processing at nodes q and m. A more general problem formulation for the considered system would include in the joint optimization the power allocation between downlink and uplink as well as the RX combining at node q and the TX precoding of node m. However, in this paper, we study FD MIMO operation at node k with conventional downlink and uplink control communication, and we leave the more general joint optimization that would require additional control phases for the communication of the optimized parameters as future work. The main novel components of the proposed FD MIMO optimization framework in OP can be summarized as follows. First, the digital TX and RX BF design takes into explicit account the available number of analog taps N, or number of AUX TXs N, of the analog SI cancellation block. Although some available BF solutions [4] , [16] , [18] for FD MIMO systems consider the presence of an analog SI canceller, the details of its hardware limitations are excluded from the BF design. Second, the proposed FD MIMO framework is the only one that explicitly considers the case where N < min{M k , N k }, i.e., the available number of analog taps, or AUX TX RF chains, may be smaller than both the numbers of TX and RX RF chains. This is an important feature for practical FD MIMO deployments, since current analog SI cancellation solutions require either very large numbers of taps, of the order of M k N k for the architecture proposed in [6] , or very large number of AUX TXs, of the order of M k for the architecture presented in [15] . Third, our framework has the advantage of a more optimized utilization of the spatial DoF to be large, the digital BF design may exploit the fact that a significant part of SI mitigation is handled by the analog canceller, and thus, make use of more of the available spatial DoF for improving the quality of the incoming and outgoing signals of interest.
V. AN EXAMPLE FD MIMO DESIGN
Capitalizing on the general optimization framework for the joint design of C k , V k , and U k at the FD MIMO node k described in Sec. IV, we hereinafter present an example joint design of analog cancellation and digital BF. We assume that there is no inter-node interference between the half duplex multi-antenna nodes q and m due to, for example, appropriate node scheduling [9] , [10] for the FD operation of node k. Extensions considering this interference for the cases where it is known at either the receiving node q and/or the transmitting node k or unknown to both are left for future works. The latter assumption translates to setting the channel matrix between the involved nodes as H q,m = 0 Mq×N k . For this case, the model given by (1) for the received signal at node q reduces to
We rewrite the signal model (3) that describes the estimation forŝ m at the RX of node k aŝ
where H k,k ∈ C M k ×N k denotes the effective SI channel after performing analog cancellation, which is defined as
An important performance objective function f for the considered system is the FD rate defined as the sum rate of the downlink and uplink communications. We therefore focus on designing C k , V k , and U k via the solution of the following optimization problem:
OP1 : max
In the latter problem, the achievable downlink rate R DL is a function of only the digital precoding matrix V k and is given by
Note that we have assumed capacity-achieving combining at node q in (12) 
where Q k ∈ C dm×dm denotes the covariance matrix of the interference-plus-noise after combining at node k that can be expressed as
Different from downlink rate in (12) , in (13) and (14) we include the considered linear combining matrix U k which jointly with V k and C k we aim to optimally design.
Note that in the formulation of OP1 we have relaxed constraint (C3) concerning the instantaneous residual SI after analog cancellation that appears in the general OP to an average power per RX RF chain constraint, where the average is taken over all possible transmit symbol vectors. This constraint imposes that, at the input of each of the M k RX RF chains, the average power of the SI signal for all transmitted symbols within a coherent channel block cannot be larger than the threshold λ A . Notice also that in OP1 we have not included a constraint similar to (C4) for the residual SI signal after digital combining. Instead we have only incorporated a constraint on the norm of the rows of U k . The reason for this simplification mainly lies on OP1's sum rate objective function. We expect that the joint design of C k , V k , and U k optimizing the uplink rate will naturally result in keeping the average power of the residual SI signal after both analog and digital processing at an acceptable level; acceptable level is any level allowing uplink communication. Furthermore, the unity constraint on the norm of each of the rows of U k excludes combining solutions that result in undesired amplification of the received signals (i.e., the signals from node m, SI, and AWGN).
We propose to tackle OP1 with the following two-step approach. First, as described next in Sec. V-A, we consider only the downlink which is usually more rate demanding than the uplink, and obtain the pairs of C k and V k designs optimizing the instantaneous downlink rate while meeting their respective constraints. Then, we solve for the best pair of C k and V k as well as the U k design that jointly maximize the sum rate performance, as will be explained in Sec. V-B.
A. Candidate Designs for C k and V k
We first formulate the following downlink rate maximization problem using (12) for the design of C k and V k at node k:
OP2 : max
To solve the latter problem we adopt an alternating optimization approach. Specifically, supposing that a realization of the analog canceller satisfying (C2) is given, we seek for the TX digital 
For each value of α we adopt a similar approach to [7] for the precoding design. Particularly, its F k component aims at minimizing the impact of the residual SI MIMO channel H k,k , whereas the goal of the G k component is to maximize the rate of the effective downlink channel
Intuitively, parameter α represents the effective number of TX antennas after squeezing SI in the 
Set G k as the optimum precoding for the effective downlink MIMO (or MISO) channel
Set m = m + 1.
end if 10: end for
14:
k,1 . 16: else 17: Output that C k,m ∀ℓ = 1, 2, . . . , L and ∀m = 1, 2, . . . , α * ℓ , which are feasible candidate solutions for OP2. Those pairs will be used in Sec. V-B for obtaining the joint analog canceller and the TX/RX digital BF solution of OP1.
Algorithm 1 is executed at the FD MIMO node k and has as inputs the MIMO channels H k,k and H q,k as well as a realization C (ℓ) k . Both H k,k and H q,k can be estimated through appropriately designed training processes at nodes k and q, respectively. The latter matrix estimation can be fed back or not to node k depending on whether open-loop or closed-loop MIMO operation, respectively, is adopted. We next discuss meaningful C and [H k,k ] 4,2 are the two largest in amplitude elements of H k,k . In this case, we may design
k 's include the orderly column-by-column and row-by-row placement of the available N tap values starting with the columns and rows, respectively, of H k,k having the largest Euclidean norms. For example, suppose that N k = 3, M k = 4, N = 3, and that the second RX antenna is the one most affected by SI (i.e., the one affected by the largest SI energy). Then, having the three tap values placed at the second row of C we formulate the following optimization problem using (12) and (13) OP3 : max
To solve OP3 we adopt the following exhaustive search approach. For each of the k,m pair we calculate the achievable FD rate. The joint design maximizing the FD rate provides the solution for OP3. To solve the uplink rate maximization problem we assume that H k,m and H k,k appearing in (13) and (14) 
of the interference-plus-noise covariance matrix B k ∈ C M k ×M k at node k, which is defined as
The eigenvalues of B k are included in the main diagonal of Λ k , while the columns of E k include their corresponding eigenvectors. The diagonal matrix Γ ∈ R dm×dm ensures the constraint 
where we have used the notation h k,m H k,m ∈ C M k ×1 . We note that for the practical case of imperfect analog cancellation, significant gains with the considered RX digital combining are feasible only when it holds
C. Remarks
We next provide some subtleties of our example FD MIMO design and possible extensions.
We note however that, even without the following extensions, our presented design outperforms the SotA solutions, as will be shown in Sec. VI including our performance evaluation results. k,m pair satisfying λ A does not exist, OP1 can be solved via half duplex communication, and there is no need for a canceller design. In this case, the OP1 solution is either the precoder maximizing the downlink rate or the combiner maximizing the uplink one, depending on which of the two results in the maximum half duplex rate. If we relax the SI constraint in OP1 and OP2 to a subset, instead of all, M k RX RF chains (i.e., suppose that the constraint becomes 
VI. SIMULATION RESULTS AND DISCUSSION
The performance of the wireless communication scenario illustrated in Fig. 1 using the FD MIMO design presented in Sec. V is evaluated. In Sec. VI-A we describe the SotA solutions with which the proposed solutions will be compared. The simulation parameters and assumptions are then detailed in Sec. VI-B, whereas the SI mitigation capability and achievable rate results for different hardware complexity levels are presented in Secs. VI-C and VI-D.
A. Compared FD MIMO Designs
We compare our novel FD MIMO design versus the combined cancellation and spatial suppression design presented in [4] as well as the digital BF design proposed in [7] . We note that the designs presented in [16] , [17] were not considered in the results that follow due to the fact that they are only applicable to UpLink (UL) and DownLink (DL) communication with Design 3: SotA with M k N k taps. This refers to a combination of time domain analog cancellation with spatial suppression as proposed in [4] . The TX beamformer is designed to minimize SI caused from this operation by using null space projection [4] for this communication side.
The RX BF was proposed to be a MMSE filter in [4] , we however utilize the optimum combiner U k obtained using [23, Sec. 4.2] , as explained in Sec. V. Hence we use the same combiner as in Designs 1 and 2. The time domain cancellation is a canceller that requires in total M k N k taps (i.e., one tap per TX-RX RF chain), as in the SotA schemes [6] , [14] . We have made the same assumptions for the hardware capabilities of the taps for this design as in Design 1.
Design 4: SotA with M k AUXTX. This design is similar to Design 3 but uses AUX TXs in place of the analog taps. It particularly combines time domain cancellation with spatial suppression [4] . The former is an analog canceller requiring a total of M k AUX TX RF chains (i.e., one AUX TX RF chain per RX RF chain), as in the SotA schemes [13] , [15] . In addition, the hardware capabilities of each AUX TX are considered the same with our Design 2. TX digital BF is designed for SI minimization from the TX side, whereas RX digital BF is given by U k , as described in Sec. V.
Design 5: SotA with 0 taps/0 AUXTX. This is the SoftNull method presented in [7] that does not adopt analog cancellation, relying solely on TX digital BF to reduce SI at the RX antennas of node k. Any residual SI is handled by the RX digital combiner. The combiner U k used in the previous designs is used for the latter purpose.
B. Simulation Parameters
We have assumed Rayleigh fading and a path loss of 110dB for both the DL H q,k and UL H k,m channels. The SI channel H k,k is assumed to be subject to Ricean fading with κ-factor equal to 35dB and path loss of 40dB [25] . All involved wireless channels are assumed to be Independent and Identically Distributed (IID), and perfectly estimated at the receivers (i.e., at the RXs of nodes k and q). We have used 1000 independent channel realizations for all statistical results. The DL transmit power P k was set between 10dBm and 40dBm, and the UL transmit power P m was set 20dB lower, hence spanning a range from −10dBm to 20dBm [26] . The noise floor at node q is −90dBm and at node k is −110dBm. The latter values are typical ones for small cell base stations and mobile terminals. Following the findings of [2] we consider a 14-bit ADC at node k that renders digital SI mitigation of approximately 50dB feasible. This means that for the noise floor of −110dBm at node k the residual SI after analog cancellation (i.e., at each RX RF chain's input) must be less than −60dBm. In Appendix A we detail the two realistic models used for simulating non-ideal analog canceller hardware. The one model concerns the proposed multi-tap canceller architecture and the other the multi-AUX-TX one.
According to these models, the multi-tap canceller is capable of delivering approximately 60dB of analog cancellation per tap, whereas the multi-AUX-TX canceller offers approximately 35dB of cancellation per AUX TX RF chain.
C. Self-Interference Mitigation Capability
We consider a 4 × 4 FD MIMO node k (i.e., We now investigate in more detail how our proposed joint analog cancellation and BF design adapts in order to meet the constraint on residual SI, while providing spatial resources for DL and UL communications. Recall that α used in the precoder solving OP3 determines the TX digital BF more demanding since it has to steer SI away from these several incoming UL streams in order to maximize FD rate. Thus, our FD MIMO design chooses the small α = 1 so that the FD node can put more effort on SI mitigation. Serving less streams in DL by choosing a lower α allows to devote more TX spatial directions at the FD node k for SI mitigation. This showcases the reconfigurability of the TX digital BF design to satisfy the FD rate maximization objective, while meeting hardware and SI constraints. 
D. Achievable Rates
We plot the ergodic DL, UL, and FD rates in bps/Hz as functions of the TX powers for the the reconfigurability of the proposed joint design, which results in both larger UL and DL gains compared to SotA as the number of antennas at nodes q and m increase. to extend the proposed designs to wideband channels and apply the proposed framework to FD MIMO systems equipped with hybrid analog and digital transceivers [27] .
APPENDIX
We next present two simulation models for non-ideal analog canceller hardware. The first model is considered for the proposed multi-tap canceller architecture and the second for the multi-AUX-TX canceller architecture.
A. Model for the Analog Taps
In the ideal hardware case, the amplitude and phase of each of the analog taps take any desired arbitrary value. However, the settings for the attenuator and phase shifter comprising a tap take only discrete value steps when realistic hardware is considered. Consequently, we assume that each tap is set with steps of 0.02dB for attenuation and of 0.13 o for phase; these values match the step values reported in [14] . Thus, for each analog tap in our simulations, the phase setting has a random phase error uniformly distributed between −0.065 o and 0.065 o , and the amplitude setting has a random amplitude error uniformly distributed between −0.01dB and 0.01dB. More specifically, in our simulations we do not use the ideal cancellation values given by C k , instead we use a more realistic noisy version given by C k ∈ C M k ×N k . The N non-zero elements of C k are the same N non-zero elements of C k but affected by a random phase and magnitude error. More specifically, for the (i, j)-th non-zero element of C due to the n-th analog tap, we compute its noisy version as 
where α n is uniformly distributed over the interval [−0.065π/180, 0.065π/180] and β n is uniformly distributed over the interval [−0.01, 0.01]. In the latter expression, α n and β n represent the phase and magnitude errors, respectively, due to the non-ideal hardware at the n-th tap.
We also assume that α n and β n ∀n = 1, 2, . . . , N are IID random variables. Applying analog cancellation with a tap exhibiting 0.065 o phase and 0.01dB magnitude errors, respectively, results in approximately 60dB of SI cancellation. Hence, the considered multi-tap canceller architecture in our simulations is capable of delivering approximately 60dB of analog cancellation per tap.
B. Model for the AUX TX RF Chains
One known characteristic of the canceller architecture based on AUX TX RF chains is that the SI signal used for cancellation at the RX side is obtained from the digital domain. Due to this fact, this cancellation signal does not include the inherit non-linearities of the actually transmitted SI signal; these non-linearities exist in real-world TX RF chain hardware. As has been described in [28] , one of such non-linearities is the oscillator phase noise at the TX RF 
In our simulations we do not use the ideal cancellation values given by matrix C k , we instead use a more realistic noisy version given by C k , which is computed as C k = L 5 L 4 , where the matrix
Notice than in the ideal case of zero phase noise (i.e., o , as computed in [28] for the MAX2829 oscillator. Note that this value has been used in several full duplex experiments using the analog canceller architecture based on multiple AUX TXs [13] , [25] . We also assume As was discussed in [28] , the amount of analog cancellation for these type of phase noise is approximately 35dB. This means that the considered multi-AUX-TX canceller architecture in our simulations is capable of delivering approximately 35dB of analog cancellation per AUX TX RF chain.
